









Title:	Block Diagram	 Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Block Diagram.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 1 of 22



Title:	FTDI Interface	 Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FTDLSchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	
Revision:	1.0	Number: 2 of 22







Title:	FPGA	Leaf Labs
Project:	Willow FPGA Board	http://www.leaflabs.com
Document:	FPGA.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Revision:	1.0	
Date:	8/10/2012	Number: 3 of 22





Title:	FPGA Bank 5	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA Bank 5.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 4 of 22






XC6SLX75T-3FGG676C-ND



XC6SLX75T-3FGG676C-ND



XC6SLX75T-3FGG676C-ND


Title:	FPGA Bank 4	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA HSMC.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 5 of 22



A


Pay attention to the configuration pins
 Connet 50MHz Clock to a GCLK pin!

UIC



XC6SLX75T-3FGG676C-ND

Connet CLKOUT to a GCLK pin!



B

B

C

C

D

D



Title:	FPGA Bank 2	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA Bank 2.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 6 of 22





UIB


BANK 1





IO_L28P_1	N17	
IO_L28N_VREF_1	N18	
IO_L29P_A23_M1A13_1	L23	
IO_L29N_A22_M1A14_1	L24	
IO_L30P_A21_M1RES1_1	N19	
IO_L30N_A20_M1A11_1	N20	
IO_L31P_A19_M1CKE_1	N21	
IO_L31N_A18_M1A12_1	N22	
IO_L32P_A17_M1A8_1	P17	MDC
IO_L32N_A16_M1A9_1	P19	
IO_L33P_A15_M1A10_1	N23	
IO_L33N_A14_M1A4_1	N24	
IO_L34P_A13_M1WE_1	R18	
IO_L34N_A12_M1BA2_1	R19	MDIO
IO_L35P_A11_M1A7_1	P21	
IO_L35N_A10_M1A2_1	P22	
IO_L36P_A9_M1BA0_1	R20	
IO_L36N_A8_M1BA1_1	R21	
IO_L37P_A7_M1A0_1	P24	
IO_L37N_A6_M1A1_1	P26	
IO_L38P_A5_M1CLK_1	R23	RXD5
IO_L38N_A4_M1CLKN_1	R24	RXD7
IO_L39P_M1A3_1	P25	
IO_L39N_M1ODT_1	P23	
IO_L40P_GCLK11_M1A5_1	U24	RXD4
IO_L40N_GCLK10_M1A6_1	R25	RX CLK
IO_L41P_GCLK9_IRDY1_M1RASN_1	R26	RXD6
IO_L41N_GCLK8_M1CASN_1	V23	COL
IO_L42P_GCLK7_M1UDM_1	V24	TX CLK
IO_L42N_GCLK6_TRDY1_M1LDM_1	U25	GTX CLK
IO_L43P_GCLK5_M1DQ4_1	U26	RXD0
IO_L43N_GCLK4_M1DQ5_1	U24	RXD1
IO_L44P_A3_M1DQ6_1	U26	CRS
IO_L44N_A2_M1DQ7_1	V24	
IO_L45P_A1_M1LDQS_1	V26	RX DV
IO_L45N_A0_M1LDQSN_1	V25	TX ER
IO_L46P_FCS_B_M1DQ2_1	V26	RX ER
IO_L46N_FOE_B_M1DQ3_1	AA25	TXD0
IO_L47P_FWE_B_M1DQ0_1	AA26	TXD1
IO_L47N_LDC_M1DQ1_1	AD24	
IO_L48P_HDC_M1DQ8_1	AD24	TXD6
IO_L48N_M1DQ9_1	AB24	TXD2
IO_L49P_M1DQ10_1	AB26	TXD3
IO_L49N_M1DQ11_1	AC25	TXD5
IO_L50P_M1UDQS_1	AC26	TXD4
IO_L50N_M1UDQSN_1	V24	
IO_L51P_M1DQ12_1	V26	TX EN
IO_L51N_M1DQ13_1	AE25	INT
IO_L52P_M1DQ14_1	AE26	TXD7
IO_L52N_M1DQ15_1	U21	TIME MPULSE_P
IO_L53P_1	U22	TIME MPULSE_N
IO_L53N_VREF_1	P19	
IO_L66P_1	N19	
IO_L66N_1	AA23	
IO_L67P_1	AA24	RXD2
IO_L67N_1	U20	
IO_L68P_1	U19	
IO_L68N_1	U20	PHY RESET
IO_L69P_1	N20	
IO_L69N_VREF_1	N21	RXD3
IO_L74P_AWAKE_1	AC23	TIME SPULSE_P
IO_L74N_DOUT_BUSY_1	AC24	TIME SPULSE_N



Title:	FPGA Bank 1	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA Bank 1.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Number: 7 of 22




Title:	FPGA GTP Top	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA SERDES Top.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Revision: 1.0
		Number: 8 of 22



Title:	FPGA Power	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	FPGA Power.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 10 of 22




Power = 840mW Per DDR2





These Resistors are to bias these traces to .75V the pins they are attached to are high impedance, and because it's biased to 0.75V then they can quickly be pulled up or pulled down without having to go rail to rail

Note the max capacitance the trace can be is 13.8pF, or else the pull up/down will take more than 1nS





Block Diagram[4C] DDR3










VDD = 1.5V
VDDQ = 1.5V
Vref = VDDQ/2


Vref must be a voltage divider of the VDDQ because VREF cannot be more than 300mV above VDDQ at any time. If I were to use an external .75V reference it could possibly damage the chip



Keep at least 8 bits of data and corresponding probe on the same layer









Title:	DDR2	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	DDR3 RAM.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Revision: 1.0
		Number: 11 of 22



Title:	Wired Leaf DAQ Interface	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	DAQ Interface.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Revision: 1.0
		Number: 12 of 22




Title:	Maple Mini	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Maple Mini.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Number: 14 of 22




Title:	Buttons LEDs	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Buttons LEDs.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 15 of 22






CUI Inc
PJ-002BH-SMT
2.5mm ID, 5.5mm OD




Through Hole


Auxiliary Power Connection (Just in case we can't find a power supply to fid this)




Slide Switch
C&K Components
L1102021ML04Q
On-On
4A @ 125VAC
Through Hole
Right Angle




C22 10µF 50V
C23 10µF 50V




R72 332 1/16W 0402 ±1%
LED PWR
126 mil
Green
2.1V
0402




Internal 3.3V
Power 3P3V Internal SchDoc



FPGA VCC Internal
Power FPGA VCC Internal SchDoc



SERDES
Power SERDES SchDoc




DDR3
Power DDR3 SchDoc




2.5V
Power 2P5V SchDoc



GIGE
Power GIGE SchDoc



crossover frequency = switching frequency / 7
switching frequency = 900e3
crossover frequency = 128.5kHz
 $R_{comp} = V_{out}/V_{fb} * 302 * f_c * C_{out} = 19.5K \rightarrow 22.0K$
 $C_{comp} = 3 / (2 * P1 * R_{comp} * f_c) = 168p \rightarrow 220p$



$V_{out} = (1 + R_{top}/R_{bot}) * 0.598$
 $V_{out} = 3.26V$


Title:	Power	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Power.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 16 of 22





The datasheet specifies that the Sync pin should be left floating in the pin description but later on it says that it should be tied to ground.

The pin is tied to ground through a 10k pull down but this resistor can be removed if the chip is not behaving correctly

If PGOOD is pulled low then chip is functioning correctly




Title:	Power Internal 3.3V	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Power 3P3V Internal.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Number: 17 of 22



Title:	Power FPGA VCCINT
Project:	Willow FPGA Board
Document:	Power FPGA VCC Internal.SchDoc
Engineer:	David McCoy
Drawn By:	David McCoy
Approved By:	Bryan Newbold
Date:	8/10/2012
Revision:	1.0
Number:	18 of 22


Leaf Labs
<http://www.leaflabs.com>



Title:	Power FPGA SERDES
Project:	Willow FPGA Board
Document:	Power GIGE.SchDoc
Engineer:	David McCoy
Drawn By:	David McCoy
Approved By:	Bryan Newbold
Date:	8/10/2012
Revision:	1.0
Number:	19 of 22





Leaf Labs
<http://www.leaflabs.com>





Enable all regulators for the DDR2
 Enable the S3 for the DDR2 for the FPGA.
 Put the sense voltage for the VTT close to the DDR3 FPGA

Pin Functions, and uses
 COMP: Output of the transconductance amplifier, since I'm not using a current feedback loop this is attached to V5IN which puts the device in D-CAP mode (no current sense)
 MODE: Discharge Mode setting pin (Connected to VLDOIN. This discharges the VTT through the internal LDO. This is a moot point because there is no way to turn off the device because the S3, and S5 pins are permanently enabled






DDR2 Buck Regulator
 Texas Instruments
 TPSS1116RGER
 3V ~ 28V
 1.5V ~ 3V
 24-VFQFN Exposed Pads


DDR2 Buck Regulator
 Texas Instruments
 TPSS1116RGER
 3V ~ 28V
 1.5V ~ 3V
 24-VFQFN Exposed Pads

Title:	Power DDR3	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Power DDR3.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	Revision: 1.0
Date:	8/10/2012	Number: 20 of 22





Title:	Power FPGA SERDES	Leaf Labs http://www.leaflabs.com
Project:	Willow FPGA Board	
Document:	Power SERDES.SchDoc	
Engineer:	David McCoy	
Drawn By:	David McCoy	
Approved By:	Bryan Newbold	
Date:	8/10/2012	Number: 21 of 22



Title:	Power 2.5V
Project:	Willow FPGA Board
Document:	Power 2P5V.SchDoc
Engineer:	David McCoy
Drawn By:	David McCoy
Approved By:	Bryan Newbold
Date:	8/10/2012
Revision:	1.0
Number:	22 of 22

Leaf Labs
<http://www.leaflabs.com>







1 2 3 4 5

D

C

B

A



Layer Stack Up Detail from SH6_PCB.PcbDoc

Layer	
6_TSP	
DR02	
S1	
P1	
P2	
S2	
DR02	
6_BOT	

Fabrication Notes

1. Overall board height: 62mils
2. 20mil pullback on inner planes
3. Tent all vias under BGA (Top Side only)
4. 1.5 Oz copper on top and bottom
5. 1.0 Oz copper on internal signal, power and ground layers
6. Controlled Impedance: Internal Layers Single Ended 4.7mil trace = 50 Ohms
7. Controlled Impedance: External Layers Single Ended 4.7mils = 50 Ohms
8. Controlled Impedance: Internal Layers Differential 4mil trace 10 mil sep = 100 Ohms
9. Controlled Impedance: External Layers Differential 4mil trace 12 mil sep 100 Ohms

Design Notes

1. Unless otherwise stated all dimensions are in mils

LAYER - GERBER LAYERS - DESCRIPTION

- GTL - TOP LAYER**
- G10 - TOP SILKSCREEN
- G1 - INNER LAYER 1**
- G2 - INNER LAYER 3**
- GBL - BOTTOM LAYER**
- G80 - BOTTOM SILKSCREEN

MECHANICAL LAYERS

- 01 Component Outline
- 02 PCB BOUNDARY
- 06 FABRICATION NOTES
- 07 Component Designators
- 08

- 11 DESIGN INFORMATION
- 13 Height Information
- 15 ASSEMBLY
- 16 SHEET

MULTI-LAYER HOLES


Dave McCoy	Leaflabs LLC		
Dave McCoy			
3/16/2015	Wired Leaf	3/16/2015	1.0
B Size	1:1	Willow FPGA Board.PcbDoc	Sheet 1 of 1

1 2 3 4 5 6

D

B

A



SPARTAN 6

Leaflabs

Willow FPGA Board 1.0 Fall 2013

Ethernet Configuration
S0/S1: AA: GMII Copper (SP605)
S0/S1: AB: GMII Fiber (not used)
S0/S1: BA: 1GB Copper (not used)
S0/S1: BB: SGMII Copper

Cospan Design

Put Internet Here

Ethernet PHY

Wiznet 82010

Maple Mini

Maple Mini USB Resistor

Etherwebs

1.2V Phy Ucore

3.3V Power

LED_PLWR

GND

LED_PLWR

GND

3.3V Internal

1.2V Ucore

1.2V 6TP TERM

HSWAPEN

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1.2V 6TP TERM

HSWAPEN

1 2 3 4 5

D

C

B

A

1 2 3 4 5 6

LAYER - GERBER LAYERS - DESCRIPTION

GTO - TOP SILKSCREEN

GB0 - BOTTOM SILKSCREEN


MECHANICAL LAYERS

- 01 Component Outline
- 02 PCB BOUNDARY

07 Component Designators

16 SHEET

MULTI-LAYER HOLES



Dave McCoy	Leaflabs LLC			
Dave McCoy				
3/16/2015	Wired Leaf	3/16/2015	1.0	
B Size	1:1	Willow FPGA Board.PcbDoc		Sheet 1 of 1

